

Fig 1

Transmit 201 Receive 202




Fig 2

Physical Layer 230




Fig 3







Fig 4

10053461.110701

TOC Payload Structure




570



520

F. 85






Fig 7





Fig 8



Sync + packet type

Fig 9A

BIT BUFFER	A8	A7	A6	A5	A4	A3	A2	A1	A0	B8	B7	B6	B5	B4	B3	B2	B1	C0	C8	C7	C6	C5	C4	C3	C2	C1	C0
BIT CONTENT	0	0	1	0	0	0	0	0	0	0	1	1	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0
"10" DETECTION	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/
"10" DETECTION	0	0	1	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
RESULT																											
Symbol																											
STARTING POINTS																											

FIG.10

Fig 9B

910




Fig. 9C




FIG. 10




Fig 11




Fig 12

TDCTT SHEET




Fig 13




Fig 14




Fig 15







Fig 16

TOGETHER Data Store

Host



Preserving Packet Order w/ Transaction



No Packet or Transaction Ordering

Fig 17




Fig 18




Fig 19A

1901





Fig 19B

FIG 20



19C

8b Code	9 bit symbol
0000 0000	101010101
0000 0001	101010100
0000 0010	101010111
⋮	
0101 0101	001010101
⋮	
0111 0110	001110110
0111 0111	100100010
⋮	
1111 1111	110101010

Fig 20

TOGETHER

Block
Disparity
+4

Symbol
1

101010101

Alternate
Bit
Inversion

000000000

Symbol
2

001110110

Bit
Inversion

110001001

Symbol
3

101010101

Bit
Inversion

010101000

Symbol
4

110101010

Fig 21A




Fig 21B




Fig 21C




Fig 22




Fig 23




Fig 24




Fig 25

FIG. 26




Fig 26




Fig 27




Fig 28




Fig 29

3000

Multipoint Memory Device




Fig 30




Fig 31

3119

3110

Input Queue 3201				Output Queue 3202			
Port	R/W	Address	Data	Valid	Port	Data	
3	R	1000		1	3	11...0	
4	W	4000	10...1	0			
3	W	1000	111...0	0			
3	R	2000		1	3	101...1	
					...		

Fig 32




Fig 33.




Fig 34




Fig 35





Fig 36

Line Driver 3700



Variable Driver

$$\begin{cases} RD^+ \wedge \overline{DataIn} = \text{pull down} \\ RD^- \wedge DataIn = \text{pull up} \end{cases}$$

Fig 37A




Fig 37B





Fig 38A



3910

3921

3920




Fig 39A

3950

3940




Fig 39B

FIG. 40




Fig 40





Fig 41

$[V_{N-1}, V_N] = [1, 0]$



F.842A




Fig 42B





Fig 42c




LD = 1, iHF = 0, iPTR = "001000000"

SYNC. Mark

LD = 1, iHF = 1, iPTR = "000000100"

SYNC. Mark


Fig. 43



LD = 1, iHF = 1, iPTR = "000000100"

LD = 1, iHF = 0, iPTR = "001000000"

Fig 44



F.8 45




Fig 46




Fig 47A




Fig 47B





Fig 48B




Fig. 49A




Fig 49B